



# 5G NETWORK TRANSFORMATION WITH FPGAS

PAT MEAD  
INTEL NETWORK & CUSTOM LOGIC GROUP

# DATA-CENTRIC INFRASTRUCTURE FOCUS

## MOVE **FASTER**

 ETHERNET

 SILICON PHOTONICS


 OMNI-PATH FABRIC

## STORE **MORE**

 OPTANE™ DC   
SOLID STATE DRIVE

 OPTANE™ DC   
PERSISTENT MEMORY

## PROCESS **EVERYTHING**



## SOFTWARE & SYSTEM-LEVEL **OPTIMIZED**

 select   
solution



# CONVERGENCE OF COMPUTE AND CONNECTIVITY

**2G**  
CELLULAR COMMS



**3G**  
DATA AND THE  
APP REVOLUTION



**4G**  
FASTER DATA &  
MORE USERS




**5G**

ENHANCED MOBILE  
BROADBAND  
(EMBB)

ULTRA-RELIABLE  
AND LOW LATENCY  
(URLCC)

MASSIVE MACHINE-  
TO-MACHINE  
(MMTM)



REQUIRES AGILITY, SCALABILITY AND INTELLIGENCE ACROSS NETWORK, CLOUD & CLIENT




# CLOUDIFICATION OF THE NETWORK

DATA CENTER | CLOUD

CORE

ACCESS | EDGE

DEVICES | THINGS



## THE NETWORK MOVES TO INTEL® ARCHITECTURE (IA)

2011

2013

2015

2017

2019

2020

**NFV**  
DEFINED

**1<sup>ST</sup> NFV**  
PROOF OF  
CONCEPTS

**20%**  
OF COMMS SPS  
ADOPT NFV

**INTEL DPDK**  
MOVES TO LINUX  
FOUNDATION

**1<sup>ST</sup> 100%**  
CLOUD-NATIVE  
NETWORK

**75%**  
NETWORK WILL  
BE VIRTUALIZED

# INTEL NCLG ENABLES E2E 5G




## SCALABLE & FLEXIBLE TECHNOLOGIES AND OPEN SOURCE

Radio  
Front Haul  
Baseband

FlexRAN  
MEC  
Back Haul

5GCN / vEPC  
NFVI  
Security

# THE COMPLETE CUSTOM LOGIC PORTFOLIO



FPGA



STRUCTURED ASIC



CUSTOM ASIC



MOVE TO THE LOWEST COST, LOWEST POWER SOLUTION AS VOLUMES GROW AND STANDARDS MATURE






# 5G RADIO SOLUTIONS

## RADIO UNIT (RU)

- Time-to-Market
- Cost/Power Optimization
- Mass Volume Production




# 5G BASEBAND SOLUTIONS

## BASEBAND UNIT (BBU)


Time-to-Market

Cost/Power Optimization

Mass Volume Production



IP Reuse Platform






# FLEXIBLE FRONTHAUL SOLUTIONS

FRONTHAUL SOLUTIONS SUPPORTED ACROSS  
XEON, FPGA & EASIC DEVICES



CONNECTIVITY and FLEXIBILITY




TECHNICAL STANDARD REFERENCE  
DESIGN AND LEADERSHIP


- CPRI IP
- eCPRI IP
- RoE IP
- Compression IP
- xRAN IP
- Synchronization & 1588 IP



# SOLUTION COMPONENTS & ECOSYSTEM



# ECOSYSTEM ENABLEMENT MODEL FOR vRAN





# INTEL RAN SOLUTION PORTFOLIO



Intel®  
Xeon®  
Processor



Intel  
Atom®  
Processor



Artificial  
Intelligence



Intel®  
FPGA



Intel®  
eASIC



ASIC



Application  
Specific Products




Custom  
Modules




Intel®  
PAC

## Enablement Software



Open Programmable  
Acceleration Engine (OPAE)



Wireless Transport  
Production SW



Intel® FlexRAN  
Reference SW

## Standards & Industry Consortia



Intel brings together the products, ecosystem & influence to enable next generation RAN architectures




# INTEL® PAC N3000 – 4G & 5G L1 ACCELERATION

## Intel® PAC N3000 Acceleration Card

- Integrated Reference Design for **LTE Turbo (FEC), 5G LDPC (FEC)** and **XRAN/ORAN Fronthaul**
- **Flexibility of repurposing** same hardware for different workloads
- DPDK API (BBDev) for FlexRAN PHY integration, OPAE Tools
- PCIe Gen3 x16, 2xQSFP28, Full Height, Half Length

Reference Design Program for OEM development and ecosystem partners



# LOAD BALANCING ACCELERATOR


## Overview

- Achieved 170 Gbps on 2 x 100 GbE links using Intel® Xeon® processors and Intel® FPGA-based Programmable Acceleration Card\*
- Enabling cost-effective and scalable user plane 5G/4G core solutions for both edge and central office requirements by utilizing COTS platforms

## Value


- Packet processing performance improvement with optimized CPU utilization
- Frees up cores for other hosted 5G services, e.g. DPI
- Reduced CapEx/OpEx

MAC    LB metadata    L3 packet



## Performance Gain

- 50% core saving on user plane forwarding
- 100 GbE termination
- 20 Gbps / core





\* Source : Affirmed Networks Benchmarks – Configuration on next slide





# 200G FPGA-ACCELERATED 5GCN

- First cloud-native containerized 5G core network with 100GbE interfaces (MWC 2019)
- Load balancing acceleration using Intel® PAC
- Affirmed 5GCN SA VNF
  - User plane packet forwarding
- HW accelerated load balancing free up 12 physical core available for DPI and/or other applications



#pCPU User	Traffic Type: 50/50 Uplink/Downlink	Throughput per Server	Packet Rate per Server	Details*
12	UDP, 640 Bytes Packet	~170 Gbps	33 Mpps	<ul style="list-style-type: none"> <li>• Intel® Skylake Platinum with 200 Gbps line rate</li> <li>• Demo and corresponding core were based on 5GCN packet forwarding</li> <li>• Application headroom with 44 pCPUs out of 56 pCPUs in 2 socket server with 170 Gbps throughput at application level and 193 Gbps line rate.</li> </ul>
8	UDP, 640 Bytes Packet	~160 Gbps (20 Gbps/pCore)	31 Mpps	

\* Source : Affirmed Networks Benchmarks



# COMMUNICATIONS FPGA ECOSYSTEM

<b>ALTIOSTAR</b>	<i>Leading solutions provider for End-to-End 4G &amp; 5G wireless</i>
<b>affirmed</b> <sup>®</sup>	<i>Leader in accelerated vEPC and 5GCN solutions</i>
	<i>Leader in Firewall and Network Management</i>
<b>Arrive</b>	<i>Leader in accelerated IPsec and TLS security IP</i>
	<i>Leader in accelerated vBNG and vCPE solutions</i>
<b>HCL</b>	<i>Global Design services and System Integration partner</i>

# LEGAL DISCLAIMER

Optimization Notice: Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice Revision #20110804

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No product or component can be absolutely secure. Check with your system manufacturer or retailer or learn more at [intel.com](http://intel.com).

FTC Disclaimer for Performance Claims; General Technology Disclaimer; Trademark and Copyright Notice; Cost Reduction Disclaimer; FTC Optimization Notice;

Intel, the Intel logo, [List the Intel trademarks in your document] are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.

\*Other names and brands may be claimed as the property of others.

© Intel Corporation







**THANK YOU**